

Claims

What is claimed is:

- 1 1. A memory system, comprising:
 - 2 a first storage device;
 - 3 at least one additional storage device;
 - 4 a control storage device to store a programmable indicator identifying the
 - 5 manner in which the first and the at least one additional storage device are to be
 - 6 referenced; and
 - 7 a control circuit coupled to the first storage device, the at least one additional
 - 8 storage device, and the control storage device, the control circuit to receive a
 - 9 request for data, wherein the data may be stored within at least one of the first or the
 - 10 at least one additional storage device, and in response thereto, to initiate at least
 - 11 one of a first reference to the first storage device and a second reference to the at
 - 12 least one additional storage device in a manner controlled by the state of the
 - 13 programmable indicator
- 1 2. The system of Claim 1, wherein the first and the second references are issued
- 2 in a time order that is controlled by the state of the programmable indicator.

1 3. The system of Claim 1, wherein if the programmable indicator is in a first
2 state, the second reference is issued only if the first reference is not capable of
3 completing the request.

1 4. The system of Claim 3, wherein if the programmable indicator is in a second
2 state, the second reference is issued regardless of whether the second reference is
3 required to complete the request.

1 5. The system of Claim 4, wherein if the programmable indicator is in the second
2 state, the second reference is issued before the first reference.

1 6. The system of Claim 1, and further including mode switch logic to modify the
2 state of the programmable indicator between the first state and the second state
3 based on programmable criteria.

1 7. The system of Claim 6, wherein the control circuit receives multiple requests
2 for data, and wherein the mode switch logic includes a circuit to modify the state of
3 the programmable indicator from the first state to the second state if at least a first
4 predetermined number of the multiple requests requires the second reference to
5 complete.

1 8. The system of Claim 7, wherein the mode switch logic includes a circuit to
2 modify the state of the programmable indicator from the second state to the first

3 state if a second predetermined number of the multiple requests does not require the
4 second reference to complete

1 9. The system of Claim 8, wherein the mode switch logic includes a circuit that
2 allows at least one of the first and the second predetermined numbers to be
3 programmably selected.

1 10. The system of Claim 8, and further including a main memory coupled to the
2 first storage device to issue the request to the control circuit.

1 11. The system of Claim 10, wherein the request is requesting data associated
2 with one or more incomplete memory coherency actions, and further comprising a
3 request tracking circuit coupled to the control circuit to track the incomplete memory
4 coherency actions, whereby the data is returned to the main memory only after all of
5 the coherency actions are completed.

1 12. A memory system, comprising:
2 first memory logic;
3 at least one other memory;

4 a storage device coupled to the first memory logic to store a programmable
5 indicator identifying a mode of referencing the first memory logic and the at least one
6 other memory; and

7 a control circuit coupled to the first memory logic and the at least one other
8 memory, the control circuit to receive a request for data, and in response thereto, to
9 retrieve the requested data from at least one of the first memory logic and the at
10 least one other memory in a manner determined by the identified mode.

1 13. The system of Claim 12, wherein the first memory logic includes at least one
2 of a tag memory and a memory to store data.

1 14. The system of Claim 12, wherein the control circuit includes a circuit to
2 determine whether the programmable indicator is in a first predetermined state, and
3 if so, to further determine whether the at least one other memory must be referenced
4 to complete the request, and if not, to obtain the data from the first memory logic
5 without reference to the at least one other memory.

1 15. The system of Claim 14, wherein the control circuit includes a circuit to
2 initiate references to both the first memory logic and the at least one other memory if
3 the at least one other memory must be referenced to complete the request.

1 16. The system of Claim 12, wherein the control circuit includes a circuit to
2 determine whether the programmable indicator is in a second predetermined state,
3 and if so, to initiate a reference to the first memory logic and the at least one other
4 memory irrespective of whether a reference to the at least one other memory is
5 necessary to complete the request.

1 17. The system of Claim 12, wherein the control circuit includes a circuit to
2 determine if the programmable indicator is in a third predetermined state indicating
3 the first memory logic is unavailable for storing data, and if so, to initiate a reference
4 to the at least one other memory without attempting to obtain the requested data
5 from the first memory logic.

1 18. The system of Claim 12, wherein the first memory logic includes a shared
2 cache, wherein the at least one other memory includes one or more dedicated
3 caches, and further comprising at least one instruction processor coupled to the one
4 or more dedicated caches

1 19. The system of Claim 12, and further comprising a main memory coupled to
2 the first memory logic to issue the request for the data.

1 20. The memory system of Claim 12, and further including mode switch logic
2 coupled to the storage device to automatically re-program the programmable
3 indicator.

1 21. The memory system of Claim 20, wherein the mode switch logic includes a
2 circuit to monitor conditions within the memory system, and to automatically re-
3 program the programmable indicator based on the monitored conditions.

1 22. A method for use in a data processing system having a first memory coupled
2 to at least one other memory and a programmable storage device to identify a
3 reference mode to control the manner in which data is retrieved from at least one of
4 the first memory and the at least one other memory, the method comprising:
5 a.) receiving a request for data; and
6 b.) initiating an operation to retrieve data from at least one of the first memory
7 or the at least one other memory in a manner that is determined by the reference
8 mode.

1 23. The method of Claim 22, wherein step b.) comprises:
2 if the reference mode selects a first mode, determining whether the request
3 can be completed without accessing the at least one other memory; and
4 if the request can be completed without accessing the at least one other
5 memory, obtaining the requested data from the first memory.

1 24. The method of Claim 22, wherein step b.) comprises:
2 if the reference mode selects a first mode, determining whether the request
3 can be completed without accessing the at least one other memory; and
4 if the request cannot be completed without accessing the at least one other
5 memory, initiating references to the first memory and the at least one other memory
6 to complete the request.

1 25. The method of Claim 22, wherein if the reference mode selects a second
2 mode, initiating a reference to the first memory and the at least one other memory
3 irrespective of which of the first memory or the at least one other memory stores the
4 data.

1 26. The method of Claim 22, wherein step b.) comprises:
2 determining that the first memory is unavailable to store the requested data;
3 and
4 obtaining the requested data from the at least one other memory.

1 27. The method of Claim 22, and further including modifying the reference mode
2 based on conditions within the data processing system.

1 28. The method of Claim 22, wherein the data processing system includes a main
2 memory coupled to the first memory, and wherein step a.) includes receiving a
3 request for data from the main memory.

1 29. The method of Claim 22, wherein the at least one other memory includes
2 multiple coupled memories, and wherein step b.) comprises:
3 issuing a request for the requested data to the multiple coupled memories;
4 and
5 receiving the requested data from one of the multiple coupled memories.

1 30. A data processing system, comprising:
2 main memory means for storing data;
3 first cache means for storing a first sub-set of the data;
4 second cache means for storing a second sub-set of the data;
5 programmable storage means for storing one or more control signals to
6 control the way in which data is retrieved from the first cache means and the second
7 cache means; and
8 control means for receiving requests for data from the main memory, the
9 control means further for initiating a reference to one or both of the first and second
10 cache means based, at least in part, on the state of the one or more control signals.

1 31. The system of Claim 30, and further including mode switch means for
2 monitoring system conditions and automatically altering one or more of the control
3 signals based on the system conditions.

~

1 32. The system of Claim 30, wherein the first cache means includes tag means
2 for storing tag information describing the first sub-set of the data; and wherein the
3 control means includes means for initiating a reference to one or both of the first and
4 the second cache means based, at least in part, on tag information for the requested
5 data.